Power saving method and arrangement for a reconfigurable array
AssigneeMorpho Technologies
InventorsMing-Hau Lee, Fadi Kurdahi
Life of this patent
Estimating the term…
Abstract
A method and arrangement for reducing power consumption in an M row×N column array of processing cells. A row mask register masks individual cells in each row for being enabled. A column mask register masks individual cells in each column for being enabled. The combination of the row mask register signal and column mask register signal enables or disables each cell of the array. Enabled cells are activated to execute an operation or function, while disabled cells a prevented from consuming dynamic power. Depending on the application and enabled cells thereby, power consumption is reduced.
Claims15
A method for conserving power for operating an M row×N column array of processor cells, comprising:
- providing a row mask signal configured to enable selected cells in each row of the array;
- providing a column mask signal configured to enable selected cells in each column of the array;
- and
- gating the row mask signal and column mask signal with a clock signal of each cell to activate, at the next clock cycle, the enabled cells in the array based on the row mask signal and column mask signal.
A method for saving power in an M×N array of processor cells, wherein each cell is configured to execute a context instruction when active, the method comprising:
- masking the array to enable a subset of cells of the array;
- activating each enabled cell to execute the context instruction;
- and
- disabling each unmasked cell in the array, such that each disabled cell does not consume power.
A power-saving arrangement for an M×N array of processor cells, comprising:
- a row mask register configured to provide a row mask signal for enabling selected cells in each row of the array;
- a column mask register configured to provide a column mask signal for enabling selected cells in each column of the array;
- and
- a clock circuit, connected to supply each cell with a clock signal, each clock signal being gated with the row mask signal and column mask signal to activate the enabled cells upon a new clock cycle.
A power saving arrangement for an M×N array of processor cells, comprising:
- a mask circuit for generating a mask signal for masking a portion of the cells in the array;
- and
- a clock for providing a clock signal, the clock signal being gated with the mask signal to activate the masked cells upon a new clock cycle.
Dependencies are inferred from the claim text.