Method and system for automated processor register instantiation
AssigneeFujitsu Network Communications, Inc.
InventorsGary F. Chard, Christopher A. Opoczynski, T-Pinn Koh
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Network Communications, Inc.
InventorsGary F. Chard, Christopher A. Opoczynski, T-Pinn Koh
Estimating the term…
The invention includes an automated method for instantiation of a plurality of registers within an integrated circuit or integrated circuit device, including the computer-implemented steps of defining a programming language having a plurality of keywords identified with the plurality of registers, creating a control file describing the plurality of registers using the defined programming language, providing a compiling program compatible with the control file, and executing the compiling program to generate from the control file a first set of synthesizable codes containing information on traits of each of the registers. Preferably, the synthesizable codes include RTL codes. In a further embodiment, the invention includes executing the compiler program for generating an address decoder module operative n conjunction with the first set of synthesizable code through a top-level module for instantiation of the address decoder module and the plurality of registers.
An automated method for instantiation of a plurality of registers within an integrated circuit, comprising the steps of:
A system for automated instantiation of a plurality of registers within an integrated circuit, comprising:
Dependencies are inferred from the claim text.