Matrix array substrate
AssigneeKabushiki Kaisha Toshiba
InventorsHideo Kawano, Motoyuki Kitabata
Life of this patent
Estimating the term…
Abstract
In matrix array substrate for flat-panel display devices or the like in which a repair circuit for connecting a defected pixel electrode and next electrode in a tandem is disposed between the two pixel electrodes, a contact hole for connecting one of connector electrodes of the repair circuit to one of the pixel electrodes is disposed within contours of a scanning line. Meanwhile, in a matrix array substrate for normally white mode flat-panel display devices, an island metal pattern is disposed within the contours of a scanning line and within a storage-capacity-forming portion extended from one of the two electrodes. The island metal pattern is formed simultaneously with signal line and has a scanning-line-wise size larger than width of the scanning line.
Claims11
A matrix array substrate comprising:
- scanning lines arranged substantially in parallel;
- signal lines arranged substantially perpendicular to the scanning lines;
- pixel electrodes each being arranged on a respective patch in a matrix formed by the scanning and signal lines;
- each switching element being disposed at around intersection of one of the scanning lines and one of the signal lines and inputting signal to respective one of the pixel electrodes from said one of signal lines in accordance with electric current on said one of scanning lines;
- a storage-capacity-forming extended portion being extended from first of the pixel electrode towards second of the pixel electrode, said first pixel electrode being interposed between first and second ones of the scanning lines and being supplied with a signal in accordance with an applied current on the first scanning line, said second pixel electrode being supplied with a signal in accordance with an applied current on the second scanning line, and said storage-capacity-forming extended portion overlapping the second scanning line with an insulator film therebetween;
- and
- a tandem repair circuit;
- said tandem repair being comprised of;
- first connector electrode being connected with the storage-capacity-forming extended portion extended from the first pixel electrode;
- second connector electrode being distanced from the first connector electrode and connected with said second pixel electrode;
- third connector electrode disposed as bridging over the first connector electrode to the second connector electrode;
- and
- a contact hole passing through an insulator film, for electrically connecting the first connector electrode to the storage-capacity-forming extended portion, said contact hole being placed within contours of said second scanning line.
A matrix array substrate comprising:
- a first-layer wiring pattern including scanning lines and gate electrodes arranged on an insulator substrate;
- a gate insulator film covering the first-layer wiring pattern;
- a second-layer wiring pattern including signal lines and source and drain electrodes;
- light reflective pixel electrodes each being connected with respective one of the source electrodes;
- and
- a storage-capacity-forming extended portion being extended from first of the pixel electrode towards second of the pixel electrode, said first pixel electrode being interposed between first and second ones of the scanning lines and being supplied with a signal in accordance with an applied current on the first scanning line, said second pixel electrode being supplied with a signal in accordance with an applied current on the second scanning line, and said storage-capacity-forming extended portion overlapping the second scanning line with an insulator film therebetween;
- further comprising:
- an island pattern being included in said second-layer wiring pattern and disposed within an overlapping area in which said storage-capacity-forming extended portion overlaps said second scanning line, and said island pattern having a size along said second scanning line larger than width of said second scanning line.
Dependencies are inferred from the claim text.