Cache system for concurrent processes
AssigneeSGS-Thomson Microelectronics S.A.
InventorsAndrew C. Sturges, David May
Life of this patent
Estimating the term…
Loading patent…
AssigneeSGS-Thomson Microelectronics S.A.
InventorsAndrew C. Sturges, David May
Estimating the term…
A method of operating a cache memory is described in a system in which a processor is capable of executing a plurality of processes, each process including a sequence of instructions. In the method a cache memory is divided into cache partitions, each cache partition having a plurality of addressable storage locations for holding items in the cache memory. A partition indicator is allocated to each process identifying which, if any, of said cache partitions is to be used for holding items for use in the execution of that process. When the processor requests an item from main memory during execution of said current process and that item is not held in the cache memory, the item is fetched from main memory and loaded into one of the plurality of addressable storage locations in the identified cache partition.
A method of operating a cache memory arranged between a processor and a main memory of a computer, the processor being capable of executing a plurality of processes wherein each process includes a sequence of instructions, the method comprising:
A computer system comprising:
Dependencies are inferred from the claim text.