Semiconductor device having a lower electrode aperture that is larger than the photolithography resolution of the capacitor pattern
AssigneeOki Electric Industry Co., Ltd.
InventorMASASHI TAKAHASHI
Life of this patent
Estimating the term…
Loading patent…
AssigneeOki Electric Industry Co., Ltd.
InventorMASASHI TAKAHASHI
Estimating the term…
A capacitor with sufficient capacity can be prepared without increasing the step between the memory cell portion and surrounding area to the extent that photolithography becomes difficult. A silicon dioxide film 128, silicon nitride film 130, and resist layer 130 are layered on an underlying layer 118. Openings (capacitor pattern) 134 and 135, which are the size of the photolithography resolution limit, are formed in the resist film and silicon nitride film using photolithography. The silicon nitride film with the openings acts as a mask and a pocket 138 with an aperture area greater than the capacitor pattern is formed in the silicon dioxide film with isotropic etching. A conductive polysilicon film 140 is formed on the wall surface of this pocket; the thickness of the polysilicon film is controlled. This film is patterned and a storage electrode 120 is formed. After a capacitor insulating film 116 is established on the storage electrode, a cell plate electrode 124 is formed on the upper side thereof; the capacitor structure is thereby attained. Controlling the thickness of the polysilicon film makes it possible for the aperture area of the storage electrode to be made larger than the area of the capacitor pattern which is limited by the photolithography resolution limit.
A semiconductor device, which is provided a first electrode, second electrode, and a dielectric layer between the first and second electrodes, comprising:
A method for manufacturing a semiconductor device, which is provided a capacitor comprising a first electrode, dielectric layer, and second electrode, comprises steps of:
A method for manufacturing a semiconductor device, which is provided a capacitor comprising a first electrode, dielectric layer, and second electrode, comprises steps of:
A method for manufacturing a semiconductor device, which is provided a capacitor comprising a first electrode, dielectric layer, and second electrode, comprises steps of:
A method for manufacturing a semiconductor device, which is provided a capacitor comprising a first electrode, dielectric layer, and second electrode, comprises steps of:
Dependencies are inferred from the claim text.