Fabrication method for semiconductor integrated circuit device
AssigneeHitachi, Ltd.
InventorsShinichi Nakabayashi, Hisahiko Abe, Katsuhiro Ota
Life of this patent
Estimating the term…
Loading patent…
AssigneeHitachi, Ltd.
InventorsShinichi Nakabayashi, Hisahiko Abe, Katsuhiro Ota
Estimating the term…
For carrying out chemical mechanical polishing while supplying a polishing slurry to a surface to be processed of individual wafers running through a mass-production process so as to suppress occurrence of microscratches by reducing the density of coagulated particles in the polishing slurry used in a chemical mechanical polishing step, the polishing slurry used is allowed to stand in a condition filled in a container for at least 30 days or over, preferably 40 days or over, and more preferably 50 days or over so that the concentration of coagulated particles having a size of 1 μm or over is at 200,000 particles/0.5 cc, preferably 50,000 particles/0.5 cc, and more preferably 20,000 particles/0.5 cc.
A method for manufacturing a semiconductor integrated circuit device comprising the steps of:
A method for fabricating a semiconductor integrated circuit device comprising the steps of:
A method for fabricating a semiconductor integrated circuit device comprising the steps of:
A method for fabricating a semiconductor integrated circuit device comprising the steps of:
A method for manufacturing a semiconductor integrated circuit device comprising the steps of:
Dependencies are inferred from the claim text.