Method of forming insulated metal interconnections in integrated circuits
AssigneeSTMicroelectronics S.r.l.
InventorsJoaquim Torres, Philippe Gayet, Michel Haond
Life of this patent
Estimating the term…
Abstract
A method of forming a metallization level of an integrated circuit including the steps of forming metal areas of a metallization level laterally separated by a first insulating layer, removing the first insulating layer, non-conformally depositing a second insulating layer so that gaps can form between neighboring metal areas, or to obtain a porous layer. The removal of the first insulating layer is performed through a mask, to leave in place guard areas of the first insulating layer around the portions of the metal areas intended for being contacted by a via crossing the second insulating layer.
Claims4
A method of forming a metallization level of an integrated circuit including the steps of:
- forming metal areas of a metallization level laterally separated by a first insulating layer,
- removing the first insulating layer, through a mask, to leave in place guard areas of the first insulating layer around the portions of the metal areas intended for being contacted by a via crossing the second insulating layer, and
- non-conformally depositing a second insulating layer so that gaps can form between neighboring metal areas, or to obtain a porous layer,
Dependencies are inferred from the claim text.