Signal processing apparatus
AssigneeDenso Corporation
InventorsShigeru Nonoyama, Hiroaki Itou
Life of this patent
Estimating the term…
Loading patent…
AssigneeDenso Corporation
InventorsShigeru Nonoyama, Hiroaki Itou
Estimating the term…
A capacity(ies) of a variable capacitor(s) varies with a physical amount. A C-V conversion circuit converts variation in the capacity into a voltage signal. First and second charge holding circuits hold the voltage signal at different timings as first and second charges, respectively. An offset compensating charge holding circuit generates and holds an offset charge for compensation of an offset in the voltage signal. A charge combining and holding circuit combines and holds the first and second charges and the offset charge. An outputting circuit receives the combined charge from the charge combining and holding circuit and outputs an output voltage signal corresponding to the physical amount in accordance with the received charge. The outputting circuit, the offset compensating charge holding circuit, the C=V circuit may be omitted. The variable capacitance may include a capacitor or a differential type capacitors.
A signal processing apparatus comprising:
A signal processing apparatus comprising:
A signal processing apparatus comprising:
A signal processing apparatus comprising:
A signal processing apparatus comprising:
A signal processing apparatus comprising:
A signal processing apparatus comprising:
A signal processing apparatus comprising:
A signal processing apparatus comprising:
A signal processing apparatus comprising:
Dependencies are inferred from the claim text.