Device having metal interconnects with reduced or eliminated metal recess in vias
AssigneeVLSI Technology, Inc.
InventorsSamit Sengupta, Tammy Zheng
Life of this patent
Estimating the term…
Loading patent…
AssigneeVLSI Technology, Inc.
InventorsSamit Sengupta, Tammy Zheng
Estimating the term…
A semiconductor device having metal interconnects provides for a reduction of the recessing of metal in vias, particularly when the metal in the vias is aluminum or an aluminum alloy. The device includes a via in a device layer of the semiconductor device, a barrier layer formed over the device layer, and a metal layer formed over the barrier layer. The metal layer also fills the via to form a via structure. A portion of the metal layer is then removed and a remaining portion of the metal layer forms a conductive structure having a sidewall extending from a surface of the barrier layer. A spacer is formed along the sidewall of the conductive structure and a portion of the barrier layer is removed using the spacer to protect the via structure adjacent the surface of the device layer. In particular, the spacer protects a portion of the via structure that does not overlap with the conductive structure.
A semiconductor device having a device layer, the semiconductor device comprising:
Dependencies are inferred from the claim text.