Multiprocessor system and data transmitting method
OwnerTetsuo Sugita, Naonobu Sukegawa +1inventors
InventorsTetsuo Sugita, Naonobu Sukegawa, Yuichi Saigan
Life of this patent
Estimating the term…
Abstract
Plural instruction processors define part of a main memory as a broadcast area and each have a broadcast area cache for the broadcast area only. An exclusive line which interconnects the broadcast area caches is provided; in order to reflect the result of data updating by a store instruction issued by an instruction processor for the broadcast area, the store instruction is automatically sent to all broadcast area caches for data updating. The other data-receiving instruction processors receive the data by means of a load instruction.
Claims17
A multiprocessor system having a plurality of instruction processors and a main memory, the multiprocessor system comprising:
- a first cache memory to register data from the main memory;
- a means to designate an arbitrary range of consecutive addresses in the main memory as a specific region;
- and
- a second cache memory to register only data in the specific region of the main memory.
A multiprocessor system comprising a plurality of instruction processors and a main memory, wherein the instruction processors define part of the main memory as a broadcast area and an instruction processor being about to send data, among the instruction processors, designates a main memory address in the broadcast area and sends the data to the main memory.
A data transmitting method used in a multiprocessor system having a plurality of instruction processors and a main memory, said data transmitting method comprising the steps of:
- defining part of the main memory as a broadcast area;
- transferring data between the instruction processors by using a broadcast area cache for data of the broadcast area;
- sending the data to the main memory by designating an address of main memory in the broadcast area;
- and
- transmitting the data to the broadcast area cache corresponding to an instruction processor to receive the data.
Dependencies are inferred from the claim text.