# US 12,769,379 B2 · Method for resetting processor and computer device

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,769,379 B2
- Document ID: US12769379B2
- Status: Granted
- Kind: B2
- Application number: 18/481,990
- Filed: 2023-10-05
- Published: 2024-10-17
- Granted: 2026-10-20
- Earliest claimed: 2023-04-14
- Assignees: ASPEED Technology Inc.
- Applicants: ASPEED Technology Inc.
- Inventors: Shih-Fang Chen; Chin-Ting Kuo; Chia-Wei Wang; Chih-Chiang Mao
- Web page: https://patentgrep.com/patent/US12769379B2

## CPC

- G06F 1/24: Resetting means
- G06F: ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models G06N)

## Abstract

Embodiments of the disclosure provide a method for resetting a processor and a computer device. The method includes: obtaining an image file corresponding to a coprocessor by a first component of the computer device, and loading the image file into a reference space in a RAM by the first component; loading the image file stored in the reference space into a specific space corresponding to the coprocessor by a second component of the computer device and validating the image file stored in the specific space by the second component in response to determining that the coprocessor needs to be reset; and resetting the coprocessor by the second component based on the image file stored in the specific space in response to the second component determining that the image file stored in the specific space is valid.

## Claims

### Claim 1

A method for resetting a processor, suitable for a computer device comprising a controller, a main processor, a coprocessor, a static memory, and a random-access memory, the method comprising:
obtaining a complete image file corresponding to the coprocessor by a first component of the computer device, and loading the complete image file into a reference space in the random-access memory by the first component, wherein the random-access memory comprises a specific space corresponding to the coprocessor, and the first component is the coprocessor, wherein the reference space is a first designated random-access memory region configured to store said complete image file, and the specific space is a second designated random-access memory region, distinct from the reference space, configured to store the complete image file and from which the coprocessor executes;
notifying, by the coprocessor, the main processor that an executable image file of the coprocessor needs to be updated;
loading the complete image file stored in the reference space into the specific space corresponding to the coprocessor by a second component of the computer device, thereby enabling a reset of the coprocessor independently of an access status of the static memory of the computer device, and validating the complete image file stored in the specific space by the second component in response to determining that the coprocessor needs to be reset, wherein the second component is the main processor; and
resetting the coprocessor based on the complete image file stored in the specific space by the second component in response to the second component determining that the complete image file stored in the specific space is valid,
wherein the first component is the coprocessor, the second component is the main processor, a security permission of the main processor is higher than a security permission of the coprocessor, and before the step of validating the complete image file stored in the specific space by the second component, the method further comprises:
switching the main processor from a non-secure mode to a secure mode;
holding a reset signal corresponding to the coprocessor by the main processor in response to determining that the coprocessor needs to be reset; and
disabling a write-protect function of the specific space, loading the complete image file from the reference space into the specific space, and enabling the write-protect function of the specific space by the main processor;
wherein the step of resetting the coprocessor based on the complete image file stored in the specific space by the second component in response to the second component determining that the complete image file stored in the specific space is valid comprises:
loading/updating the complete image file stored in the specific space into the static memory of the computer device and releasing the reset signal corresponding to the coprocessor by the main processor, wherein the coprocessor performs a reset operation based on the complete image file stored in the specific space in response to the corresponding reset signal.

### Claim 2 (depends on 1)

The method of claim 1, wherein
the holding of the reset signal corresponding to the coprocessor by the main processor is performed in response to determining that the coprocessor needs to be reset but the main processor does not need to be reset together.

### Claim 3 (depends on 1)

The method of claim 1, further comprising:
determining the coprocessor needs to be reset in response to determining that the computer device is booted or a reset operation of the coprocessor is triggered.

### Claim 4

A computer device, comprising:
a controller;
a main processor;
a coprocessor;
a static memory; and
a random-access memory,
wherein a first component of the computer device obtains a complete image file corresponding to the coprocessor, and the first component loads the complete image file into a reference space in the random-access memory, wherein the random-access memory comprises a specific space corresponding to the coprocessor, and the first component is the coprocessor, wherein the reference space is a first designated random-access memory region configured to store said complete image file, and the specific space is a second designated random-access memory region, distinct from the reference space, configured to store the complete image file and from which the coprocessor executes;
wherein the coprocessor notifies the main processor that an executable image file of the coprocessor needs to be updated;
a second component of the computer device loads the complete image file stored in the reference space into the specific space corresponding to the coprocessor, thereby enabling a reset of the coprocessor independently of an access status of the static memory of the computer device, and the second component validates the complete image file stored in the specific space in response to determining that the coprocessor needs to be reset, wherein the second component is the main processor; and
the second component resets the coprocessor based on the complete image file stored in the specific space in response to the second component determining that the complete image file stored in the specific space is valid,
wherein the first component is the coprocessor, the second component is the main processor, a security permission of the main processor is higher than a security permission of the coprocessor, and before the second component validates the complete image file stored in the specific space, the main processor further performs:
switching the main processor from a non-secure mode to a secure mode;
holding a reset signal corresponding to the coprocessor in response to determining that the coprocessor needs to be reset;
disabling a write-protect function of the specific space, loading the complete image file from the reference space into the specific space, and enabling the write-protect function of the specific space;
wherein in response to the second component determining that the complete image file stored in the specific space is valid, the main processor performs:
loading/updating the complete image file stored in the specific space into the static memory of the computer device and releasing the reset signal corresponding to the coprocessor, wherein the coprocessor performs a reset operation based on the complete image file stored in the specific space in response to the corresponding reset signal.

### Claim 5 (depends on 4)

The computer device of claim 4, wherein
the holding of the reset signal corresponding to the coprocessor by the main processor is performed in response to determining that the coprocessor needs to be reset but the main processor does not need to be reset together.

### Claim 6 (depends on 4)

The computer device of claim 4, wherein in response to determining that the computer device is booted or a reset operation of the coprocessor is triggered, the coprocessor is determined as needing to be reset.
