Tier recess method
AssigneeMicron Technology, Inc.
InventorsRajasekhar Venigalla, Justin David Shepherdson, Hiroaki Iuchi, Vladimir Samara
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsRajasekhar Venigalla, Justin David Shepherdson, Hiroaki Iuchi, Vladimir Samara
Estimating the term…
A method for making a vertical contact through levels of a memory device. A first liner is formed in an opening, and a second liner is formed over the first liner. The first liner is selectively removed from under the second liner to expose a first portion of the opening, such that the first liner remains intact over a second portion of the opening. The second liner is then removed, leaving the first liner overlying the second portion of the opening. A first portion of each of the layers of nitride materials in the first portion of the opening uncovered by the first liner is removed, the second portion of the first liner is removed, and a second portion of each of the layers of the nitride materials is removed in the second portion of the opening, wherein the second portion is less than the first portion.
A method for making of forming a vertical contact extending through levels of a memory device, the method comprising:
A workpiece, comprising:
A structure processable to form a semiconductor memory device, the structure comprising:
Dependencies are inferred from the claim text.