Molybdenum-containing device-level interconnects
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsHsiao Chu Chen, ChunTing Lee, Wei-Hsuan Chen, Che Chia Chang, Kan-Ju Lin, Yi-Hsien Chen
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsHsiao Chu Chen, ChunTing Lee, Wei-Hsuan Chen, Che Chia Chang, Kan-Ju Lin, Yi-Hsien Chen
Estimating the term…
Middle-of-line (MOL) interconnects and corresponding techniques for forming the MOL interconnects are disclosed herein. An exemplary MOL interconnect structure includes a barrier-free source/drain contact, a barrier-free source/drain via, and a barrier-free gate via disposed in an insulator layer. The barrier-free source/drain is disposed on an epitaxial source/drain, and the barrier-free source/drain contact includes tungsten, molybdenum, or a combination thereof. The barrier-free source/drain via is disposed on the barrier-free source/drain contact and the barrier-free source/drain via includes molybdenum. The barrier-free gate via is disposed on a gate stack disposed adjacent to the epitaxial source/drain, and the barrier-free gate via includes tungsten, molybdenum, or a combination thereof. A width of the barrier-free source/drain via and/or the barrier-free gate via may be less than about 16 nm. The barrier-free source/drain via and/or the barrier-free gate via may be formed at the same time (e.g., by a same bottom-up deposition).
An interconnect structure comprising:
An interconnect structure comprising:
A device comprising:
Dependencies are inferred from the claim text.