Multilayer substrate, method for manufacturing multilayer substrate, and electronic device
AssigneeFict Limited
InventorsKenji Iida, Taiji Sakai, Takayuki Inaba, Takashi Nakagawa
Life of this patent
Estimating the term…
Loading patent…
AssigneeFict Limited
InventorsKenji Iida, Taiji Sakai, Takayuki Inaba, Takashi Nakagawa
Estimating the term…
To shorten a manufacturing process and to decrease an interlayer resistance value to thereby increase an allowable current value are set as problems. As means for solving the problems, in a multilayer substrate (20) which includes a plurality of insulating layers (24) and a plurality of metal layers (12) formed on both surfaces of the insulating layers (24) and patterned, and in which the metal layers (12), (12) are interlayer-coupled to each other with vias, there are included layers which are interlayer-coupled to each other with plated vias (14), and layers which are interlayer-coupled to each other with paste vias (16) filled with a conductive paste.
A multilayer substrate including a plurality of insulating layers, and a plurality of metal layers which are formed on both surfaces of each of the insulating layers, and which are patterned, wherein interlayer coupling between the metal layers is achieved with a via, the multilayer substrate being characterized by including:
A method for manufacturing a multilayer substrate characterized by including:
Dependencies are inferred from the claim text.