Low dropout regulator
AssigneeGigadevice Semiconductor Inc.
InventorsCan Xie, Zhi Liu
Life of this patent
Estimating the term…
Loading patent…
AssigneeGigadevice Semiconductor Inc.
InventorsCan Xie, Zhi Liu
Estimating the term…
Disclosed is a low dropout regulator (LDO) comprising: an error amplifier (EA), whose input terminals receive a reference voltage and an LDO output voltage or its sampled voltage; a power transistor, whose gate is coupled to an output terminal of EA and whose drain is an output node for the output voltage; a first frequency compensation branch, comprising a first capacitor and a current amplifier (CA) amplifying the current flowing through the first capacitor; and a second capacitor, coupled between a second internal node of EA and the output node, to form a left-half-plane zero of LDO. The first capacitor is coupled between the output node and CA, and CA is coupled to the output terminal or a first internal node of EA to form a first negative feedback loop in LDO. Thus, this disclosure provides a highly stable LDO suitable for low power supply and wide load current range.
A low dropout regulator comprising:
Dependencies are inferred from the claim text.