Mask optimization preferentially accounting for overlap regions
AssigneeD2S, Inc.
InventorsDonald Oriordan, Akira Fujimura
Life of this patent
Estimating the term…
Loading patent…
AssigneeD2S, Inc.
InventorsDonald Oriordan, Akira Fujimura
Estimating the term…
Some embodiments provide a method for optimizing a mask layout generated from a design layout of an IC. Based on an initial mask layout for a first layer, the method generates a simulated wafer image including shapes representing IC components of the layer, including a first component that has a relationship with a second component on a second layer of the design layout. The method identifies, in the simulated wafer image, (i) a first set of regions of a first shape of the first component that overlap with a second shape of the second component and (ii) a second set of regions of the first shape that do not overlap with the second shape. To improve overlap between the first shape's first set of regions and the second shape, the method modifies the initial mask layout to produce a modified mask layout.
A method for optimizing a mask layout generated from a design layout of an integrated circuit (IC), the method comprising:
A non-transitory machine-readable medium storing a program which when executed by at least one processing unit optimizes a mask layout generated from a design layout of an integrated circuit (IC), the program comprising sets of instructions for:
Dependencies are inferred from the claim text.