Back to results
US 12,750,068 B2Granted
Apparatus and method for power reduction in a bit flipping decoder
AssigneeSK hynix Inc.
InventorsBi Woong Chung, Dae Sung Kim
Life of this patent
Estimating the term…
Abstract
A memory system includes a memory device and a controller. The memory device is configured to output a codeword. The controller is configured to establish, from the codeword, a plurality of variable nodes and a plurality of check nodes, and schedule a decoding operation to ensure that a number of check-sum updates during one cycle of the decoding operation does not exceed a threshold set to be less than a number of the check nodes, wherein the decoding operation includes iterative operations, and each iterative operation includes plural sub-iterative operations.
Claims8
A memory system, comprising:
- a memory device configured to output a codeword;
- and
- a controller configured to perform a decoding operation, which comprises iterative operations, each iterative operation comprising plural sub-iterative operations, by:
- establish, from the codeword, a plurality of variable nodes and a plurality of check nodes;
- and
- check a number of check-sum updates during a single cycle of the decoding operation;
- compare the number of check-sum updates with a threshold set to be less than a number of the check nodes;
- perform or delay at least some part of the decoding operation to ensure that the number of check-sum updates does not exceed the threshold based on a comparison result,
- wherein the controller comprises:
- an operation circuitry configured to calculate or estimate whether a bit flipping occurs;
- a manager configured to determine whether to perform the bit flipping on a result calculated or estimated by the operation circuitry;
- a buffer configured to store a bit flipping target that is not applied according to a decision of the manager;
- a multiplexer configured to output one of outputs of the manager and the buffer;
- and
- a register configured to store the check-sum updates in response to an output of the multiplexer.
12 more elements
Dependencies are inferred from the claim text.