Address translation in a memory sub-system for memory pooling
AssigneeMicron Technology, Inc.
InventorRishabh Dubey
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorRishabh Dubey
Estimating the term…
A system including a memory device and an operatively coupled processing device to perform operations determining a size of a minimum allocation unit (MAU) for a plurality of logical devices, dividing the memory device into logical units with a size equal to the MAU, identifying, using a logical device identifier (LDI) data structure, a first LDI that is available, wherein the first LDI identifies a first logical device, identifying, using a logical unit identifier (LUI) data structure, a first set of LUI that are available, wherein the first set of LUI identify a first set of logical units, allocating the first set of logical units to the first logical device, and updating an LDI-to-LUI mapping data structure to reflect that the first set of logical units are allocated to the first logical device.
A method comprising:
A computer-readable non-transitory storage medium comprising executable instructions that, when executed by a controller managing a memory device comprising a plurality of memory cells, cause the controller to:
A system comprising:
Dependencies are inferred from the claim text.