PCIe DPC SMI storm prevention system
AssigneeDell Products L.P.
InventorsTuyet-Huong Thi Nguyen, Wei Liu, Austin Patrick Bolen
Life of this patent
Estimating the term…
Loading patent…
AssigneeDell Products L.P.
InventorsTuyet-Huong Thi Nguyen, Wei Liu, Austin Patrick Bolen
Estimating the term…
A Peripheral Component Interconnect express (PCIe) Downstream Port Containment (DPC) System Management Interrupt (SMI) storm prevention system includes a Basic Input/Output System (BIOS) subsystem coupled to a first PCIe device. In response to an error being experienced in the first PCIe device and causing the first PCIe device to perform DPC operations, the BIOS subsystem receives a plurality of SMIs that are each configured to begin a System Management Mode (SMM). The BIOS subsystem tracks a number of the plurality of SMIs in a BIOS database and determines when the number of the plurality of SMIs has reached a DPC SMI storm threshold. In response to the number of the plurality of SMIs reaching the DPC SMI storm threshold, the BIOS subsystem prevents use of a link to the first PCIe device and prevents an operating system from performing recovery operations to recover the first PCIe device from the error.
A Peripheral Component Interconnect express (PCIe) error handling system, comprising:
An Information Handling System (IHS), comprising:
A method for handling Peripheral Component Interconnect express (PCIe) device errors in a computing device, comprising:
Dependencies are inferred from the claim text.