US 12,748,599 B1 · Application programming interface to indicate a number of registers to be used by instructions

Application programming interface to indicate a number of registers to be used by instructions

AssigneeNVIDIA Corporation

InventorsStephen Anthony Bernard Jones, Rajballav Dash, Jaydeep Marathe, Gokul Ramaswamy Hirisave Chandra Shekhara, Rishkul Kulkarni, Chao Li, Albert Wayne Xu, Balaji Krishna Yugandhar Atukuri, Sean Treichler, Harold Carter Edwards, Kyrylo Perelygin, Ze Long, Lukasz Krystian Ligowski

Life of this patent

Estimating the term…

Abstract

Apparatuses, systems, and techniques including application programming interfaces (APIs), compilers, and instructions to allocate a number of registers per thread, to deallocate a number of allocated registers for a thread, and to allocate a number of registers per function. For example, a processor performs an API to indicate a number of registers to allocate to a thread when performing matrix multiplication operations on a graphics processing unit (GPU). As another example, a processor performs an API to indicate a number of registers to allocate to a function.

Claims21

Dependent claims

One or more processors, comprising:

circuitry to;
in response to receiving an application programming interface (API) call, specify one or more identifiers of one or more instructions and a number of registers to be allocated to one or more threads to perform the one or more instructions for one or more operations;
and
generate the one or more threads to perform the one or more instructions including, at least in part, a dynamic allocation of the number of registers per instruction.

1 more element

Dependencies are inferred from the claim text.