Semiconductor package and method of manufacturing
AssigneeSamsung Electronics Co., Ltd.
InventorsJaewon Choi, Jongbo Shim
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsJaewon Choi, Jongbo Shim
Estimating the term…
A method of manufacturing a semiconductor package includes; positioning a passive element on an upper insulating layer of a package substrate, wherein the upper insulating layer of the package substrate exposes upper surfaces of first substrate pads and second substrate pads, the passive element includes; electrodes on respective corners of a lower surface of the passive element, solder members respectively on the electrodes, and an insulating spacer on a central portion of the lower surface of the passive element between the solder members, and the solder members are respectively disposed on the second substrate pads. The method further includes; bonding the passive element on the package substrate through the solder members and the second substrate pads, and bonding a semiconductor device to the first substrate pads on the package substrate through conductive bumps on a lower surface of the semiconductor device, wherein the semiconductor device is laterally spaced apart from the passive element on the package substrate.
A method of manufacturing a semiconductor package, the method comprising:
A method of manufacturing a semiconductor package, the method comprising:
Dependencies are inferred from the claim text.