Back to results
US 12,744,704 B2Granted
Network error reporting and recovery with in-line packet processing pipeline
AssigneeIntel Corporation
InventorsJunggun Lee, Anurag Agrawal, Yi Li, Jeremias Blendin, Yanfang Le
Life of this patent
Estimating the term…
Abstract
An apparatus is described. The apparatus includes electronic circuitry to support multiple flows within a network. The electronic circuitry to determine respective telemetry information for the multiple flows and inject an alarm message into a particular one of the multiple flows upon an alarm condition being reached for the particular one flow. The alarm message includes a multi-bit error code that describes the alarm condition. The multi-bit error code is one of multiple, possible multi-bit error codes.
Claims20
An apparatus, comprising:
- electronic circuitry to support multiple flows within a network, the electronic circuitry to determine respective telemetry information for the multiple flows and inject an alarm message into a particular one of the multiple flows upon an alarm condition being reached for the particular one flow, the alarm message comprising a multi-bit error code that describes the alarm condition, the multi-bit error code being one of multiple possible multi-bit error codes.
An apparatus comprising:
- flow end-point processing circuitry to process a flow's packets at an end-point of the flow, the flow end-point processing circuitry to process a packet that belongs to the flow, the packet comprising an alarm message, the alarm message comprising a multi-bit error code that describes an alarm condition that was reached for the flow, the multi-bit error code being one of multiple possible multi-bit error codes, the flow end-point processing circuitry to raise a flag in response to the flow end-point processing circuitry's processing of the packet.
A data center, comprising:
- a pool of CPUs;
- a pool of memory resources;
- a pool of accelerators;
- a network communicatively coupling the pool of CPUs, the pool of memory resources and the pool of accelerators, the network comprising a network switch, the network switch comprising a), b), c) and d) below:
- a) a switch core;
- b) ingress media access control circuitry;
- c) egress media access control circuitry, the network switch to support multiple flows that flow into the ingress media access control circuitry, through the switch core and from the egress media access control circuitry;
- and,
- d) electronic circuitry to support the multiple flows, the electronic circuitry to determine respective telemetry data for the multiple flows and inject an alarm message into a particular one of the multiple flows upon an alarm condition being reached for the particular one flow, the alarm message comprising a multi-bit error code that describes the alarm condition, the multi-bit error code being one of multiple possible multi-bit error codes.
6 more elements
Dependencies are inferred from the claim text.