Stress mitigating pillar bumps
AssigneeQUALCOMM Incorporated
InventorsWei Hu, Dongming He, Zhaozhi Li, Yangyang Sun
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsWei Hu, Dongming He, Zhaozhi Li, Yangyang Sun
Estimating the term…
A die includes a plurality of pillar bumps configured to electrically connect the die to a substrate. The plurality of pillar bumps includes at least one first pillar bump having a first total pillar bump height. The at least one first pillar bump includes a first pillar having a first pillar height and a first solder cap having a first solder cap height. The plurality of pillar bumps includes at least one second pillar bump having a second pillar height substantially equal to the first total pillar bump height. The at least one second pillar bump includes a second pillar having a second pillar height and a second solder cap having a second solder cap height. The second pillar height is greater than the first pillar height, and the second solder cap height is less than the first solder cap height.
A device comprising:
An integrated device comprising:
A method for fabricating an integrated device, the method comprising:
A method for fabricating an integrated device, the method comprising:
Dependencies are inferred from the claim text.