Backward compatibility testing of software in a mode that attempts to induce skew
AssigneeSony Interactive Entertainment Inc.
InventorsMark Evan Cerny, David Simpson
Life of this patent
Estimating the term…
Abstract
A device and computer program product including one or more processors and a memory coupled to the one or more processors. The device being configured to selectively run in a timing testing mode or in a mode of operation other than the timing testing mode, wherein in the timing testing mode the device is configured to attempt to induce skew.
Claims24
A device comprising:
- a memory storing an operating system (OS);
- and
- one or more processors configured to access the memory and execute the OS to operate the device to perform operations comprising selectively executing a plurality of tasks of an application in a timing testing mode or in a mode of operation other than the timing testing mode, wherein:
- the mode of operation other than the timing testing mode includes a normal operation of the device;
- in the normal operation of the device, the operations comprise:
- executing a first task of the plurality of tasks to generate a first data;
- and
- executing a second task of the plurality of tasks using the first data,
- wherein initiating execution of the second task requires the first data;
- and
- in the timing testing mode, normal operation of the device is suspended and the operations comprise inducing skew by shifting an execution timing of the second task as the application is executed on the one or more processors such that one or more errors are exposed during execution of the second task that would otherwise be missed in the normal operation of the device, wherein shifting the execution timing of the second task includes:
- executing the first task to generate the first data;
- initiating execution of the second task prior to completion of the first task and without the first data that is required to initiate the execution of the second task;
- and
- the OS configuring one or more graphics processing unit (GPU) subunits of a GPU to run at a different frequency than a standard operating frequency.
A computer-implemented method comprising:
- selectively executing a plurality of tasks of an application on a computing device in a timing testing mode or in a mode of operation other than the timing testing mode, wherein:
- the mode of operation other than the timing testing mode includes a normal operation of the device;
- in the normal operation of the computing device, the operations comprise:
- executing a first task of the plurality of tasks to generate a first data;
- and
- executing a second task of the plurality of tasks using the first data,
- wherein initiating execution of the second task requires the first data;
- and
- in the timing testing mode, normal operation of the computing device is suspended and an execution timing of the second task is shifted such that one or more errors are exposed during execution of the second task that would otherwise be missed in the normal operation of the device, wherein shifting the execution timing of the second task includes:
- executing the first task to generate the first data;
- initiating execution of the second task prior to completion of the first task and without the first data that is required to initiate the execution of the second task;
- and
- permuting address lines in a memory controller to an order different from an order in the mode of operation other than the timing testing mode.
One or more non-transitory computer readable media having computer readable executable instructions embodied therein that, when executed one or more processors of a computing device, cause the computing device to perform operations comprising:
- selectively executing a plurality of tasks of an application in a timing testing mode or in a mode of operation other than the timing testing mode, wherein:
- the mode of operation other than the timing testing mode includes a normal operation of the device;
- in the normal operation of the computing device, the operations comprise:
- executing a first task of the plurality of tasks to generate a first data;
- and
- executing a second task of the plurality of tasks using the first data, wherein initiating execution of the second task requires the first data;
- and
- in the timing testing mode, normal operation of the computing device is suspended and an execution timing of the second task on the one or more processors is shifted such that one or more errors are exposed during execution of the second task that would otherwise be missed in the normal operation of the device, wherein shifting the execution timing of the second task includes:
- executing the first task to generate the first data;
- initiating execution of the second task prior to completion of the first task and without the first data that is required to initiate the execution of the second task;
- and
- the OS configuring one or more graphics processing unit (GPU) subunits of a GPU to run at a different frequency than a standard operating frequency.
Dependencies are inferred from the claim text.