US 12,730,956 B2Granted

Method and system for providing fault tolerant layout of massively parallel processing array

AssigneeCornami, Inc.

InventorsMuthiah Annamalai, Steven Knapp, Syed Ahmed, Paul L. Master, Martin Alan Franz, II, Tu Nghiem

Life of this patent

Estimating the term…

Loading patent…

Abstract

A system and method to create a robust topology of a layout of cores for performing a function on an array of cores arranged in a grid is disclosed. A defective core file of location of defective cores in the array and an optimal ideal topology of a configuration layout of at least some of the cores is input. The location of at least one defective core of the array is determined. At least some of the cores in the array of cores are assigned to the optimal initial topography of cores in the array. It is determined whether at least one defective core is in the optimal initial topography. The functions of the cores in the row and the column of the at least one defective core are assigned to additional neighboring cores in the array of cores to create the robust topology.

Claims14

Dependent claims

A method to create a robust topology of a layout of cores for performing a plurality of functions, wherein each of the cores in the layout of cores is configured to perform at least one of the plurality of functions, the topology created on an array of cores arranged in a grid having a plurality of rows and columns, wherein the layout of cores is subset of the array of cores, the method comprising:

determining the location of at least one defective core of the array associated with a column and a row of the grid;
assigning at least some of the cores in the array of cores to a configuration layout of an optimal initial topography of a subset of cores in the array;
determining whether the at least one defective core is in the subset of cores of the configuration layout of the optimal initial topography;
and
assigning functions of the cores in the row of the at least one defective core to additional neighboring cores in a neighboring row of the array of cores and assigning functions of the cores in the column of the at least one defective core to additional neighboring cores in a neighboring column to create the robust topology.

2 more elements

Dependencies are inferred from the claim text.