Process and circuit for verifying the integrity of a software application
AssigneeCommissariat A L'energie Atomique Et Aux Energies Alternatives
InventorsPierre-Henri Thevenon, David Hely
Life of this patent
Estimating the term…
Abstract
The present disclosure relates to a process for verifying the integrity of software by a verification circuit, the process comprising: loading (401) the software into a first volatile memory; computing (402) a first verification value by the verification circuit; computing (403) a second verification value by applying a physically unclonable function to the first verification value; comparing (404), by the verification circuit, the second verification value with a reference value; and if it is found that the second verification value differs from the reference value, generating a warning signal (405) at the output of the verification circuit.
Claims15
A process verifying, by a verification circuit, the integrity of a software application, the process comprising:
- loading the software into a first volatile memory;
- computing a first verification value by the verification circuit, from the software loaded in the volatile memory;
- computing a second verification value by applying a physically unclonable function to the first verification value;
- comparing the second verification value, by the verification circuit, with a reference value obtained, before the verification of the integrity of the software, by applying the physically unclonable function to a value generated from the software;
- and
- if it is found that the second verification value differs from the reference value, outputting, by the verification circuit, a warning signal.
A circuit comprising:
- a first volatile memory in which the software is loaded;
- a processor configured to calculate a first verification value from the software loaded in the volatile memory;
- a physically unclonable function circuit configured to generate a second verification value based on the first verification value;
- and
- a verification circuit configured to verify the integrity of a software application by comparing the second verification value with a reference value obtained, before the verification of the integrity of the software, by applying the physically unclonable function to a value generated from the software and generating at an output of the verification circuit a warning signal if the second verification value differs from the reference value.
Dependencies are inferred from the claim text.