Calculation device including multiple calculation cores
AssigneeKabushiki Kaisha Toshiba
InventorsTomoya Kashimata, Ryo Hidaka, Masaya Yamasaki, Yohei Hamakawa, Kosuke Tatsumura
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsTomoya Kashimata, Ryo Hidaka, Masaya Yamasaki, Yohei Hamakawa, Kosuke Tatsumura
Estimating the term…
A calculation device includes P calculation cores each connected to a network. The P calculation cores calculate N first variables representing position and N second variables representing momentum in N oscillators, sequentially for each time step from an initial time to an end time. The P calculation cores output values based on N first variables at the end time as values based on a solution of an optimization problem. The kth calculation core includes an interaction circuit configured to calculate, at each time step, M intermediate variables corresponding to M oscillators, based on N first variables at the previous time step. The interaction circuit includes an intermediate variable memory configured to store M intermediate variables under calculation. At each time step, the interaction circuit starts calculation of M intermediate variables before a receiving circuit completes reception of all of (N-M) first variables at the previous time step.
A calculation device configured to output a solution of an optimization problem with N discrete variables, where N is an integer equal to or greater than 2, the calculation device comprising:
Dependencies are inferred from the claim text.