Dual-read data integrity scan in a memory sub-system
AssigneeMicron Technology, Inc.
InventorsZhongguang Xu, Hanping Chen, Peng Zhang, Zhenming Zhou
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsZhongguang Xu, Hanping Chen, Peng Zhang, Zhenming Zhou
Estimating the term…
A processing device in a memory sub-system performs a first data integrity scan on a block of a memory device to determine a first combined reliability statistic of memory cells in the block associated with a first program level and a second program level, and performs, using a predetermined read level offset corresponding to one of the first program level or the second program level, a second data integrity scan on the block of the memory device to determine a second combined reliability statistic of the memory cells in the block associated with the first program level and the second program level. The processing device determines a difference between the first combined reliability statistic and the second combined reliability statistic and, responsive to the difference between the first combined reliability statistic and the second combined reliability statistic satisfying a threshold criterion, performs a corrective action on the block of the memory device.
A system comprising:
A method comprising:
A non-transitory computer-readable storage medium comprising instructions that, when executed by a processing device, cause the processing device to perform operations comprising:
Dependencies are inferred from the claim text.