Back to results
US 12,710,990 B2Granted
Register configuration technique using metrics
AssigneeNVIDIA Corporation
InventorDavid Allan Berson
Life of this patent
Estimating the term…
Abstract
Apparatuses, systems, and techniques to allocate and/or assign registers. In at least one embodiment, registers are allocated based, at least in part, on a set of estimated performance metrics associated with transformations generated prior to a register allocation phase of compilation.
Claims19
One or more processors, comprising:
- circuitry to cause a first plurality of processor registers to be allocated to one or more software threads based, at least in part, on one or more computing performance metrics associated with a second plurality of registers allocated, wherein the computing performance metrics are to be measured before the first plurality of processor registers are allocated, and wherein:
- the first and second pluralities of processor registers are configured as one or more processor register blocks;
- each register block includes an equal number of registers;
- and
- the first plurality of processor registers to be allocated is based, at least in part, on a number of the one or more software threads to be performed in parallel.
2 more elements
A system, comprising:
- one or more circuits to cause a first plurality of processor registers to be allocated to one or more software threads based, at least in part, on one or more computing performance metrics associated with a second plurality of registers allocated, wherein the computing performance metrics are to be measured before the first plurality of processor registers are allocated, and wherein:
- the first and second pluralities of processor registers are configured as one or more processor register blocks;
- each register block includes an equal number of registers;
- and
- the first plurality of processor registers to be allocated is based, at least in part, on a number of the one or more software threads to be performed in parallel.
2 more elements
A method, comprising:
- causing a first plurality of processor registers to be allocated to one or more software threads based, at least in part, on one or more computing performance metrics associated with a second plurality of registers allocated, wherein the computing performance metrics are to be measured before the first plurality of processor registers are allocated, and wherein:
- the first and second pluralities of processor registers are configured as one or more processor register blocks;
- each register block includes an equal number of registers;
- and
- the first plurality of processor registers to be allocated is based, at least in part, on a number of the one or more software threads to be performed in parallel.
2 more elements
Dependencies are inferred from the claim text.