Gate-all-around (GAA) device including a superlattice
AssigneeAtomera Incorporated
InventorsKeith Doran Weeks, Nyles Wynn Cody, Marek Hytha, Robert J. Mears, Robert John Stephenson, Hideki Takeuchi
Life of this patent
Estimating the term…
Loading patent…
AssigneeAtomera Incorporated
InventorsKeith Doran Weeks, Nyles Wynn Cody, Marek Hytha, Robert J. Mears, Robert John Stephenson, Hideki Takeuchi
Estimating the term…
A semiconductor gate-all-around (GAA) device may include a semiconductor substrate, source and drain regions on the semiconductor substrate, a plurality of semiconductor nanostructures extending between the source and drain regions, and a gate surrounding the plurality of semiconductor nanostructures in a gate-all-around arrangement. Furthermore, at least one superlattice may be within at least one of the nanostructures. The at least one superlattice may include a plurality of stacked groups of layers, with each group of layers including a plurality of stacked base semiconductor monolayers defining a base semiconductor portion, and at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions.
A semiconductor gate-all-around (GAA) device comprising:
A semiconductor gate-all-around (GAA) device comprising:
A semiconductor gate-all-around (GAA) device comprising:
Dependencies are inferred from the claim text.