Delay element gain calibration
AssigneeQUALCOMM Incorporated
InventorsYunliang Zhu, Yiwu Tang
Life of this patent
Estimating the term…
Abstract
Certain aspects of the present disclosure are directed towards a method for delay element calibration. The method generally includes: incrementing a calibration delay control signal provided to a delay element to generate an output clock signal by delaying an input clock signal; comparing, via a phase detector (PD), the input clock signal and the output clock signal to generate a PD output signal; and accumulating, via a first accumulator, the PD output signal to generate a calibration output signal.
Claims30
A method for delay element calibration, comprising:
- incrementing a calibration delay control signal provided to a delay element to generate an output clock signal by delaying an input clock signal, wherein the calibration delay control signal comprises a delay gain control signal configured to incrementally adjust a gain of the delay element, the gain of the delay element comprising an amount of change in delay associated with the delay element in response to a change in a delay tuning voltage;
- comparing, via a phase detector (PD), phases of the input clock signal and the output clock signal to generate a PD output signal;
- and
- accumulating, via a first accumulator, the PD output signal to generate a calibration output signal.
An apparatus for delay element calibration, comprising:
- a delay element;
- a first accumulator configured to increment a calibration delay control signal provided to the delay element, wherein the delay element is configured to generate an output clock signal by delaying an input clock signal based on the calibration delay control signal, wherein the calibration delay control signal comprises a delay gain control signal configured to incrementally adjust a gain of the delay element, the gain of the delay element comprising an amount of change in delay associated with the delay element in response to a change in a delay tuning voltage;
- a phase detector (PD) having a first input coupled to an input of the delay element and having a second input coupled to an output of the delay element, the PD being configured to generate a PD output signal based on a phase difference between the input clock signal and the output clock signal;
- and
- a second accumulator having an input coupled to an output of the PD and configured to accumulate the PD output signal to generate a calibration output signal.
An apparatus for delay element calibration, comprising:
- means for incrementing a calibration delay control signal;
- means for delaying an input clock signal to generate an output clock signal based on the calibration delay control signal, wherein the calibration delay control signal comprises a delay gain control signal configured to incrementally adjust a gain of the means for delaying, the gain of the means for delaying comprising an amount of change in delay associated with the means for delaying in response to a change in a delay tuning voltage;
- means for detecting a phase of the output clock signal based on the input clock signal to generate a phase detection output signal;
- and
- means for accumulating the phase detection output signal to generate a calibration output signal.
An apparatus for delay element calibration, comprising:
- a delay element;
- a phase detector (PD) having a first input coupled to an input of the delay element and having a second input coupled to an output of the delay element;
- a first accumulator having an input coupled to the input of the delay element, wherein the first accumulator comprises a delay gain control output coupled to the delay element, the delay gain control output being configured to control a gain of the delay element comprising an amount of change in delay associated with the delay element in response to a change in a delay tuning voltage;
- and
- a second accumulator having a clock input coupled to an output of the PD.
Dependencies are inferred from the claim text.