Leakage reduction methods and structures thereof
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChia-Sheng Fan, Chun-Yen Lin, Tung-Heng Hsieh, Bao-Ru Young
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChia-Sheng Fan, Chun-Yen Lin, Tung-Heng Hsieh, Bao-Ru Young
Estimating the term…
A method and structure for mitigating leakage current in devices that include a continuous active region. In some embodiments, a threshold voltage at the cell boundary is increased by changing a photomask logic operation (LOP) to reverse a threshold voltage type at the cell boundary. Alternatively, in some cases, the threshold voltage at the cell boundary is increased by performing a threshold voltage implant (e.g., an ion implant) at the cell boundary, and into a dummy gate disposed at the cell boundary. Further, in some embodiments, the threshold voltage at the cell boundary is increased by use of a silicon germanium (SiGe) channel at the cell boundary. In some cases, the SiGe may be disposed within the substrate at the cell boundary and/or the SiGe may be part of the dummy gate disposed at the cell boundary.
A method, comprising:
A method, comprising:
A method, comprising:
Dependencies are inferred from the claim text.