Generic modular sparse three-dimensional (3D) convolution design utilizing sparse 3D group convolution
AssigneeIntel Corporation
InventorsAnbang Yao, Jiahui Zhang, Dawei Sun, Dian Gu, Yurong Chen
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsAnbang Yao, Jiahui Zhang, Dawei Sun, Dian Gu, Yurong Chen
Estimating the term…
Embodiments are generally directed to sparse 3D convolution acceleration in a convolutional layer of an artificial neural network model. An embodiment of an apparatus includes one or more processors including a graphics processor to process data; and a memory for storage of data, including feature maps. The one or more processors are to provide for sparse 3D convolution acceleration by applying a shared 3D convolutional kernel/filter to an input feature map to produce an output feature map, including increasing sparsity of the input feature map by partitioning it into multiple disjoint input groups; generation of multiple disjoint output groups corresponding to the input groups by performing a convolution calculation represented by the shared 3D convolutional kernel/filter on all feature values associated with active/valid voxels of each input group to produce corresponding feature values within corresponding output groups; and outputting the output feature map by sequentially stacking the output groups.
An apparatus for sparse three-dimensional (3D) convolution acceleration comprising:
A method for sparse three-dimensional (3D) convolution acceleration as part of training a neural network model implemented on a data processing system to perform analysis or processing of image data, the method comprising:
A non-transitory computer-readable storage medium embodying a set of instructions, which when executed by one or more processors, including a graphics processor, causes the one or more processors to, as part of training of a neural network model to perform analysis or processing of image data:
Dependencies are inferred from the claim text.