Electronic package having a chip with a trench in the surface
AssigneeSiliconware Precision Industries Co., Ltd.
InventorsChe-Yu Lee, Chi-Ching Ho, Chao-Chiang Pu, Yi-Min Fu, Po-Yuan Su
Life of this patent
Estimating the term…
Loading patent…
AssigneeSiliconware Precision Industries Co., Ltd.
InventorsChe-Yu Lee, Chi-Ching Ho, Chao-Chiang Pu, Yi-Min Fu, Po-Yuan Su
Estimating the term…
An electronic package and a manufacturing method thereof are provided, in which a full-panel wafer is provided and includes a plurality of electronic bodies arranged in an array at intervals, a plurality of trenches are formed across the electronic bodies along a first direction on the full-panel wafer, so that the trenches on a single electronic body are arranged parallel to each other at interval and along a second direction perpendicular to the first direction. Then, in a singulation process, any trench can be selected for cutting to obtain a plurality of electronic elements of a required size. Finally, each of the electronic elements is disposed on a packaging region of a carrier structure, so that each of the electronic elements is electrically connected to at least a portion of electrical contact pads in the packaging region.
An electronic package, comprising:
A method for manufacturing an electronic package, the method comprising:
Dependencies are inferred from the claim text.