Apparatus and method with in-memory computing
AssigneesSamsung Electronics Co., Ltd., Research & Business Foundation Sungkyunkwan University
InventorsYoonmyung Lee, Soyoun Jeong, Jaerok Kim
Life of this patent
Estimating the term…
Loading patent…
AssigneesSamsung Electronics Co., Ltd., Research & Business Foundation Sungkyunkwan University
InventorsYoonmyung Lee, Soyoun Jeong, Jaerok Kim
Estimating the term…
A multiply-accumulator (MAC) circuit includes: a plurality of multipliers each comprising: a field-effect transistor configured to apply an intermediate voltage to a node; a pair of resistive devices having resistance values determined based on the intermediate voltage applied to one ends connected to the node and weight setting voltages applied to the other ends; and a capacitor configured to be charged and discharged with an electric charge by receiving a voltage generated in the node based on a combined resistance value of the pair of resistive devices and input voltages applied individually to the other ends of the pair of resistive devices in response to individual resistance values of the pair of resistive devices being determined; and an output line configured to output a voltage based on electric charges charged to and discharged from the plurality of multipliers.
A multiply-accumulator (MAC) circuit comprising:
A method performed by a multiply-accumulator (MAC) circuit, the method comprising:
A multiplier included in a multiply-accumulator (MAC) circuit, the multiplier comprising:
A method performed by a multiply-accumulator (MAC) circuit, the method comprising:
Dependencies are inferred from the claim text.