Selective barrier layer deposition using blocking layers
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChin-Lung Chung, Ching-Fu Yeh, Shin-Yi Yang, Ming-Han Lee, Ting-Ya Lo
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChin-Lung Chung, Ching-Fu Yeh, Shin-Yi Yang, Ming-Han Lee, Ting-Ya Lo
Estimating the term…
An interconnection structure includes a conductive feature disposed in a first dielectric material, a first etch stop layer disposed over the first dielectric material, a second dielectric material disposed on the first etch stop layer, a conductive via extending through the second dielectric material and the first etch stop layer and in contact with at least a portion of the conductive feature, a first barrier layer disposed between the second dielectric material and the conductive via, a first liner disposed between and in contact with the first barrier layer and the conductive via, a third dielectric material disposed over the second dielectric material, a conductive line disposed in the third dielectric material and in direct contact with the conductive via, a second barrier layer disposed on the second dielectric material and in contact with the first barrier layer and the conductive line, and a second liner disposed between and in contact with the second barrier layer and the conductive line, wherein the second liner is separated from the first liner.
A method for forming an interconnection structure, comprising:
A method for forming an interconnection structure, comprising:
A method for forming an interconnection structure, comprising:
Dependencies are inferred from the claim text.