Trace design to reduce the connector crosstalk
AssigneeIntel Corporation
InventorsLandon Hanks, Xiang Li, George Vergis, James A. McCall
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsLandon Hanks, Xiang Li, George Vergis, James A. McCall
Estimating the term…
Examples described herein relate to a system that includes: a circuit board comprising a plurality of layers, first and second conductive connections, first and second trace portions, first, second, and third routings, and a via wherein: the first conductive connection is coupled to the first trace portion, the second conductive connection is coupled to the second trace portion, the first routing is formed in a first layer of the plurality of layers, the second routing is formed in a second layer of the plurality of layers, the third routing is formed in the first layer of the plurality of layers, a portion of the first routing overlaps with a portion of the second routing to provide a capacitive region, and the via conductively couples a portion of the second routing overlaps with a portion of the third routing.
An apparatus comprising:
Dependencies are inferred from the claim text.