Memory device with independent plate line control
AssigneeMicron Technology, Inc.
InventorMakoto Kitagawa
Life of this patent
Estimating the term…
Abstract
A memory device can include an array of memory cells comprising groups of memory cells, the groups including at least one redundant group for repairing a defective group. The memory device can include a controller coupled to the array. Responsive to receiving a memory access command, the controller can detect whether a defective group is present. If a defect is present, sensing operations are not performed for the defective group. If no defect is present, sensing operations are not performed for the redundant group.
Claims20
A memory device comprising:
- an array of memory cells comprising a plurality of groups of memory cells, the plurality of groups including at least one redundant group for repairing a defective group, and each group is coupled to a respective independently-controlled plate line;
- and
- a controller coupled to the array, wherein the controller is configured to:
- responsive to receiving a memory access command, detect whether a defective group is present in the plurality of groups;
- when a defective group is detected in the plurality of groups, inhibit sensing operations for the defective group;
- and
- when a defective group is not detected in the plurality of groups, inhibit sensing operations for the redundant group;
- wherein the sensing operations include powering respective plate lines for the respective groups.
A method for accessing memory, the method comprising:
- receiving a memory access command to access groups within an array of memory, the groups including at least one redundant group;
- detecting whether a defective group is present within the groups;
- when a defective group is detected, inhibit sensing operations for the defective group;
- when a defective group is not detected, inhibit sensing operations for the at least one redundant group;
- wherein the sensing operations include providing power to respective plate lines for each of the respective groups.
A system comprising:
- a host device;
- and
- a memory device coupled to the host device, the memory device comprising:
- an array of memory cells comprising a plurality of groups of memory cells, the plurality of groups including at least one redundant group for repairing a defective group, and each group is coupled to a respective independently-controlled plate line;
- and
- a controller coupled to the array and configured to:
- responsive to a memory access command, detect whether a defective group is present in the plurality of groups;
- when a defective group is detected in the plurality of groups, inhibit sensing operations for the defective group;
- and
- when a defective group is not detected in the plurality of groups, inhibit sensing operations for the redundant group;
- wherein the sensing operations include powering respective plate lines for the respective groups.
Dependencies are inferred from the claim text.