Low density parity check decoder
AssigneeThe Texas A&M University System
InventorsKiran Kumar Gunnam, Gwan S. Choi
Life of this patent
Estimating the term…
Loading patent…
AssigneeThe Texas A&M University System
InventorsKiran Kumar Gunnam, Gwan S. Choi
Estimating the term…
A method and system for decoding low density parity check (LDPC) codes. A method includes performing block parallel processing that initiates processing all non-zero block columns of a plurality (M) of rows of a layer of an LDPC matrix in each clock cycle, where M≤p, and p is a total number of rows in a layer of the LDPC matrix; and updating a P message responsive to determination of a final state for each row of the LDPC matrix. The LDPC matrix includes layers, each comprising a plurality (M) of rows that are processed per clock cycle. Each of the plurality of rows of each of the layers is datawise independent of the rows processed during a previous NP_MAX clock cycles and at least one row in each layer is datawise dependent on a row of an immediately preceding layer, and NP_MAX is greater than one.
A method for decoding a low density parity check (LDPC) code, comprising:
A method for decoding a low density parity check (LDPC) code, comprising:
Dependencies are inferred from the claim text.