Analog-to-digital converter metastability adjustment
AssigneeAnalog Devices, Inc.
InventorsHaiyang Zhu, Tao Conrad
Life of this patent
Estimating the term…
Loading patent…
AssigneeAnalog Devices, Inc.
InventorsHaiyang Zhu, Tao Conrad
Estimating the term…
A system for adjusting a metastability error in an analog-to-digital converter (ADC) can include a first metastability test circuit, which can be configured to determine whether a comparator can be in a first stage of the ADC has settled to a determinate binary state at a first time. The system can also include a second metastability test circuit, which can be configured to determine whether the comparator in the first stage of the ADC has settled to the determinate binary state at a second time, where the first time can be a first specified time period before the second time. The system can also include correction circuitry, which can be configured to adjust an output of the first stage when one or more of the first metastability test circuit or the second metastability test circuit determines that the comparator in the first stage has not settled to the determinate binary state.
A system for adjusting a metastability error in an analog-to-digital converter (ADC), the system comprising:
A method for adjusting a metastability error in an analog-to-digital converter (ADC), the method comprising:
A method for determining a metastability error in an analog-to-digital converter (ADC), the method comprising:
Dependencies are inferred from the claim text.