Output matching network to reduce self and mutual inductances of output inductive components in a cavity package
AssigneeSumitomo Electric Device Innovations, Inc.
InventorSeiya Takashima
Life of this patent
Estimating the term…
Loading patent…
AssigneeSumitomo Electric Device Innovations, Inc.
InventorSeiya Takashima
Estimating the term…
A semiconductor device includes a cavity package including a substrate and at least one output lead disposed higher than the substrate, in a side view, to create a cavity. A transistor die is disposed within the cavity. A top surface of the transistor die is lower than a top surface of the output lead when viewed in the side view. A first substrate is disposed within the cavity and is separate from the transistor die. A top surface of the first substrate is lower than the top surface of the output lead in the side view. A shunt wire connects an output of the transistor die to the first substrate, and an output wire connects the output of the transistor substrate to the output lead. The shunt wire or the output wire is disposed and shaped to minimize self-inductance and to minimize mutual inductance with the shunt wire.
A semiconductor device, comprising:
Dependencies are inferred from the claim text.