Binary inverter circuits with configurable threshold voltages
AssigneeCirrus Logic, Inc.
InventorsAngel C. Abusleme Hoffman, Agustin R. Campeny, John L. Melanson
Life of this patent
Estimating the term…
Loading patent…
AssigneeCirrus Logic, Inc.
InventorsAngel C. Abusleme Hoffman, Agustin R. Campeny, John L. Melanson
Estimating the term…
Reduced delay and improved threshold tracking over PVT in a comparator input circuit and comparator are provided by circuits that include an inverter stage having a first complementary pair of transistors connected in a push-pull configuration. An input of the inverter stage is coupled to the gates of the first complementary pair of transistors, and an output of the inverter is coupled to the drains of the first complementary pair of transistors. The circuits also include one or more first degeneration transistors coupled between a source of one of the first complementary pair of transistors and a power supply rail of the circuit, and a reference circuit with an output coupled to one or more gates of the first degeneration transistors. The reference circuit controls the one or more first degeneration transistors to cause the inverter stage to have a threshold voltage equal to a threshold control voltage.
A circuit, comprising:
A method of inverting an input signal, comprising:
Dependencies are inferred from the claim text.