Serdes lane control bonding systems and methods
AssigneeLattice Semiconductor Corporation
InventorsChoon Yee Tan, Sze Yin Lee
Life of this patent
Estimating the term…
Loading patent…
AssigneeLattice Semiconductor Corporation
InventorsChoon Yee Tan, Sze Yin Lee
Estimating the term…
Various techniques are provided to configure serializer/deserializer (SerDes) lanes in one or more SerDes quads into configurable groups using a bonded link. The configuration registers may configure the SerDes lanes into the configurable groups. A lane bonding control module in each SerDes quad may link the signals, including control signals, that travel within each configurable group. To synchronize the control signals, the lane bonding control module may include one or more flops that introduce a fixed time delay for control signals that travel between SerDes quads, and pipe stage match modules that introduce a variable time delay to match the fixed time delay caused by the flops. Once synchronized, the control signals arrive at different SerDes lanes in the configurable group at the same clock cycle.
A circuit comprising:
A circuit comprising:
A method comprising:
Dependencies are inferred from the claim text.