Methods and apparatus for performing data encoding or data decoding on different lanes of data streams
AssigneeHuawei Technologies Co., Ltd.
InventorsZengchao Yan, Huixiao Ma, Xiaoling Yang, Wai Kong Raymond Leung
Life of this patent
Estimating the term…
Abstract
An encoding method includes: obtaining m lanes of first data streams through m input lanes, where m is a positive integer; processing the m lanes of first data streams to obtain z lanes of second data streams, where z is a positive integer; separately performing encoding processing on each of the z lanes of second data streams to obtain z lanes of third data streams; and performing multiplex processing on the z lanes of third data streams to obtain n lanes of fourth data streams, where n is a positive integer.
Claims18
A method, comprising:
- obtaining m lanes of first data streams through m input lanes, wherein m is a positive integer;
- processing the m lanes of first data streams to obtain z lanes of second data streams, wherein z is a positive integer;
- separately performing encoding processing on each of the z lanes of second data streams, to obtain z lanes of third data streams, wherein m=4 and z=32;
- and
- performing multiplexing processing on the z lanes of third data streams, to obtain n lanes of fourth data streams, wherein n=4.
An apparatus, comprising:
- a transmitter;
- and
- one or more processors, configured to:
- obtain m lanes of first data streams through m input lanes, wherein m is a positive integer;
- process the m lanes of first data streams, to obtain z lanes of second data streams, wherein z is a positive integer;
- separately perform encoding processing on each of the z lanes of second data streams, to obtain z lanes of third data streams, wherein m=4 and z=32;
- and
- perform multiplexing processing on the z lanes of third data streams, to obtain n lanes of fourth data streams, wherein n=4.
A method, comprising:
- obtaining m lanes of first data streams through m input lanes, wherein m is a positive integer;
- performing demultiplexing processing on the m lanes of first data streams based on a second ratio, to obtain z lanes of fifth data streams, wherein z is a positive integer;
- separately performing Q-stage processing on each of the z lanes of fifth data streams to obtain z lanes of second data streams, wherein Q=1, and wherein each stage of processing in the Q-stage processing comprises:
- performing round-robin distribution processing on each of the z lanes of fifth data streams, to obtain at least two lanes of data substreams;
- performing delay processing on a first data substream to obtain a sixth data stream;
- and
- performing multiplexing processing on a second data substream and the sixth data stream to obtain an output data stream, wherein the first data substream is at least one of the at least two lanes of data substreams, and the second data substream is one lane of data substream that is in the at least two lanes of data substreams and on which delay processing is not performed, and wherein the output data stream is a second data stream;
- separately performing encoding processing on each of the z lanes of second data streams, to obtain z lanes of third data streams;
- and
- performing multiplexing processing on the z lanes of third data streams, to obtain n lanes of fourth data streams, wherein n is a positive integer.
An apparatus, comprising:
- a transmitter;
- and
- one or more processors, configured to:
- obtain m lanes of first data streams through m input lanes, wherein m is a positive integer;
- perform demultiplexing processing on the m lanes of first data streams based on a second ratio, to obtain z lanes of fifth data streams, wherein z is a positive integer;
- separately perform Q-stage processing on each of the z lanes of fifth data streams to obtain z lanes of second data streams, wherein Q=1, and wherein each stage of processing in the Q-stage processing comprises:
- performing round-robin distribution processing on each of the z lanes of fifth data streams, to obtain at least two lanes of data substreams;
- performing delay processing on a first data substream to obtain a sixth data stream;
- and
- performing multiplexing processing on a second data substream and the sixth data stream to obtain an output data stream, and wherein the first data substream is at least one of the at least two lanes of data substreams, the second data substream is one lane of data substream that is in the at least two lanes of data substreams and on which delay processing is not performed, wherein the output data stream is a second data stream;
- separately perform encoding processing on each of the z lanes of second data streams, to obtain z lanes of third data streams;
- and
- perform multiplexing processing on the z lanes of third data streams, to obtain n lanes of fourth data streams, wherein n is a positive integer.
Dependencies are inferred from the claim text.