Displaying iterative learning process and sample error to efficiently eliminate noisy sample data
AssigneeKabushiki Kaisha Toshiba
InventorsShuhei Nitta, Atsushi Yaguchi, Yukinobu Sakata, Akiyuki Tanizawa
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsShuhei Nitta, Atsushi Yaguchi, Yukinobu Sakata, Akiyuki Tanizawa
Estimating the term…
According to one embodiment, a learning apparatus includes processing circuitry. The processing circuitry acquires a plurality of learning samples to be learned and a plurality of target labels associated with the respective learning samples, iteratively learns a learning model so that a learning error between output data corresponding to the learning sample and the target label is small with respect to the learning model to which the output data is output by inputting the learning sample, and displays a layout image in which at least some of the learning samples are arranged based on a learning progress regarding the iterative learning of the learning model and a plurality of the learning errors.
A learning apparatus comprising processing circuitry configured to:
A learning method comprising:
A non-transitory computer-readable storage medium storing a program for causing a computer to execute processing comprising:
Dependencies are inferred from the claim text.