Image processing chip and operation method thereof
AssigneeSigmastar Technology Ltd.
InventorsJiang-Nan Xia, Wei Zhang
Life of this patent
Estimating the term…
Loading patent…
AssigneeSigmastar Technology Ltd.
InventorsJiang-Nan Xia, Wei Zhang
Estimating the term…
An image processing chip is coupled to an external memory and includes a processing circuit and an encoder. The processing circuit is configured to write data to be encoded into a memory address of the external memory. The encoder includes first and second registers, a data input circuit, and an encoding circuit. The first register is configured to store the memory address under control of the processing circuit. The data input circuit is configured to read the data to be encoded from the external memory according to the memory address in the first register and write the data to be encoded into the second register. The encoding circuit is configured to perform an encoding operation according to the data to be encoded in the second register to generate encoded data. The encoder stores the encoded data or an output data derived from the encoded data in the external memory.
An image processing chip coupled to an external memory, the image processing chip comprising:
An operation method of an image processing chip, wherein the image processing chip is coupled to an external memory and comprises a first register and a second register, the operation method comprising:
Dependencies are inferred from the claim text.