System and method for flexibly crossing packets of different protocols
AssigneeMicrochip Technology Incorporated
InventorsNima Nikuie, Lijish Remani Bal
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicrochip Technology Incorporated
InventorsNima Nikuie, Lijish Remani Bal
Estimating the term…
An apparatus and method coupling a first and a second data bus comprising selectors for routing first bus egress lanes to egress memories, each egress memory coupled to one second bus egress lane, where the second bus has more egress lanes than the first. Each egress memory corresponds to one second bus egress lane. A first FSM selecting which first bus egress lane to load into each egress memory synchronous with the first bus clock. A second FSM outputting egress memory values to the second bus synchronous with the second bus clock. A set of ingress memories, each memory coupled to one second bus ingress lane and to an input of each ingress selector. A third FSM loading the ingress memories synchronous with the second bus clock. A fourth FSM selecting which ingress memory to route to each first bus ingress lane synchronous with the first bus clock.
A system, comprising:
A system, comprising:
A method, comprising:
Dependencies are inferred from the claim text.