Stress isolation for integrated circuit package integration
AssigneeAnalog Devices, Inc.
InventorsXin Zhang, Jianglong Zhang, Li Chen, John C. Cowles, Michael Judy, Shafi Saiyed
Life of this patent
Estimating the term…
Loading patent…
AssigneeAnalog Devices, Inc.
InventorsXin Zhang, Jianglong Zhang, Li Chen, John C. Cowles, Michael Judy, Shafi Saiyed
Estimating the term…
Packaging of microfabricated devices, such as integrated circuits, microelectromechanical systems (MEMS), or sensor devices is described. The packaging is 3D heterogeneous packaging in at least some embodiments. The 3D heterogeneous packaging includes an interposer. The interposer includes stress relief platforms. Thus, stresses originating in the packaging do not propagate to the packaged device. A stress isolation platform is an example of a stress relief feature. A stress isolation platform includes a portion of an interposer coupled to the remainder of the interposer via stress isolation suspensions. Stress isolation suspensions can be formed by etching trenches through the interposer.
A 3D heterogeneous packaged device, comprising:
A 3D heterogeneous packaged device, comprising:
A method for fabricating a 3D heterogeneous packaged device, comprising:
Dependencies are inferred from the claim text.