Back to results
US 12,609,703 B2Granted
Input signal shaping for a programmable logic array
AssigneeSTMicroelectronics (Rousset) SAS
InventorsJean-Francois Link, Mark Wallis, Joran Pantel
Life of this patent
Estimating the term…
Abstract
A system on chip includes a programmable logic array. The system on chip also includes a signal conditioner coupled to a data input of the programmable logic array and configured to condition a data signal prior to processing the data signal with the programmable logic array. The signal conditioner can selectively condition the signal by one or both of synchronizing the data signal with a clock signal of the programmable logic array and generating a pulse from the data signal with an edge detector.
Claims20
A method, comprising:
- receiving, a control signal at a signal conditioner coupled to a programmable logic array, the signal conditioner including a filter, a first multiplexer downstream from the filter, and an edge detector downstream from the first multiplexer;
- configuring, the filter, the edge detector, and the first multiplexer based on the control signal;
- receiving an input signal at an input of the signal conditioner;
- generating a conditioned signal by conditioning the input signal with the signal conditioner configured in accordance with the control signal;
- and
- outputting the conditioned signal to the programmable logic array.
3 more elements
A system-on-chip, comprising:
- a programmable logic array;
- a signal conditioner coupled to the programmable logic array and including:
- an input terminal;
- a filter having an input coupled to the output of the synchronizer;
- a first multiplexer having a first input coupled to the input terminal and a second input coupled to an output of the filter;
- an edge detector having an input coupled to an output of the first multiplexer, wherein the signal conditioner is configured to receive a control signal and to selectively configured the filter, the edge detector, and the first multiplexer based on the control signal.
3 more elements
An integrated circuit, comprising:
- a programmable logic array having a data input;
- and
- a signal conditioner including:
- an input;
- an edge detector;
- and
- a first multiplexer having a first input coupled to an output of the edge detector and an output coupled to the data input of the programmable logic array, wherein the signal conditioner is configured to receive a control signal and to selectively configured the filter, the edge detector, and the first multiplexer based on the control signal.
4 more elements
Dependencies are inferred from the claim text.