Zero current detection circuit and boost type power converter employing the same
AssigneesSKAIChips Co., Ltd., Research & Business Foundation Sungkyunkwan University
InventorsKang Yoon Lee, Ju Won Oh, Yu Sub Shin, Jong Wan Jo
Life of this patent
Estimating the term…
Abstract
A technology associated with an electrical circuit, in particular, a zero current detection circuit, is disclosed. The disclosed zero current detection circuit includes a plurality of dynamic comparators. Operating clocks of the dynamic comparators are generated by a plurality of flip-flops each configured to latch an output of one dynamic comparator corresponding thereto and then to supply the latched output as a clock of another dynamic comparator downstream of the former dynamic comparator. The dynamic comparators is activated as power is supplied thereto only in a required period of a charging/discharging cycle of a boost type power converter.
Claims10
A zero current detection circuit comprising:
- a comparison circuit comprising a plurality of dynamic comparators each having input terminals respectively connected to a pair of detection nodes;
- a clock generator comprising a plurality of flip-flops each configured to receive, as a clock signal, an output of an upstream one of the dynamic comparators and to output the received signal as a clock input of a downstream one of the dynamic comparators such that entirety of the plurality of flip-flops constitutes a clock loop;
- and
- an output generator configured to logically OR outputs of the plurality of dynamic comparators, thereby outputting a resultant signal.
A boost type power converter comprising:
- a main inductor;
- a low-side power switch configured to regulate charging of input power into the main inductor;
- a high-side power switch configured to regulate discharge of power charged in the main inductor to a load;
- an on-time generator configured to generate a control signal for the low-side power switch;
- an off-time generator configured to generate a control signal for the high-side power switch;
- and
- a zero current detection circuit configured to output a zero current detection signal to the on-time generator,
- wherein the zero current detection circuit comprises:
- a plurality of dynamic comparators each configured to receive a voltage of the low-side power switch at a first input terminal thereof and to receive a voltage of the high-side power switch at a second input terminal thereof;
- a clock generator comprising a plurality of flip-flops each configured to receive, as a clock signal, an output of one of the dynamic comparators and to output an output signal thereof as a clock input of another one of the dynamic comparators such that entirety of the plurality of flip-flops constitutes a clock loop;
- and
- an output generator configured to logically OR outputs of the plurality of dynamic comparators, thereby outputting a resultant signal to the off-time generator.
Dependencies are inferred from the claim text.